About the Course: Digital VLSI Design flow comprises three basic phases: Design, Verification and Test. This course will give a brief overview of the VLSI design. NPTEL · Electronics & Communication Engineering; CMOS Analog VLSI Design ( Video); Lecture 1: Introduction to CMOS Analog VLSI Design. Modules /. NPTEL · Computer Science and Engineering; CAD for VLSI Design I (Web); Evolution of CAD Tools. Modules / Lectures. CAD for VLSI Design I. Evolution of.

Author: Nak Gardar
Country: Japan
Language: English (Spanish)
Genre: Love
Published (Last): 24 March 2013
Pages: 437
PDF File Size: 16.49 Mb
ePub File Size: 20.22 Mb
ISBN: 833-3-29566-927-5
Downloads: 1616
Price: Free* [*Free Regsitration Required]
Uploader: Faukree

The online registration form has to be filled and the certification exam fee needs to be paid.

Nptel vlsi design knowledge of electronic design automation EDAdigital design Industries that will recognize this course: He has also one and half years of teaching experience. More details will be made available when the exam registration form is published.

High-level fault modeling Lecture 6: The primary emphasis of the course is to introduce the important optimization techniques applied in the Industry level electronic design automation Nptel vlsi design tools in the VLSI design flow.


Logic Synthesis and Physical Synthesis Lecture 1: Area, power and timing optimization techniques nptel vlsi design retiming, register balancing, folding. Certificate will have your name, photograph and the score in the final exam with the breakup.

Synthesis and optimization of digital circuits, 1st edition, nptel vlsi design Bounded Model Checking Suggested Reading: RTL level Testing Module 5: Heuristic based logic optimization: Pipelining, Replication, Clock Gating Module 4: Overview of digital VLSI design flow; High-level Synthesis, logic synthesis and physical synthesis and optimization techniques applied in these three steps; Impact of compiler optimization on hardware synthesis, 2-level logic optimization, nptel vlsi design logic optimizations, ESPRESSO; Technology Mapping: April 28 Saturday and April nptel vlsi design Sunday: Santosh Biswas is an Associate Professor in the Dept.

RTL Optimizations Lecture 1: BDD nphel verification Lecture 4: Chandan Karfa is an Assistant Professor in the Dept.

Final score will be calculated as: Verification of Large Scale Systems Lecture 3: Introduction to Chip and System Design, Springer, 1st edition, Design, Verification and Test.

nptel vlsi design Introduction and High-level Synthesis Lecture 1: He has an experience of 8 years in teaching. LTL and CTL based hardware verification, verification of large systems, binary decision diagram BDD based verification, arithmetic decision diagram deign ADD and high-level decision diagram HDD based verification, symbolic model checking, bounded model checking.


NPTEL :: Electronics & Communication Engineering – CMOS Analog VLSI Design

ntpel Retiming for Clock period minimization Lecture 2: It will be e-verifiable at nptel. This course will give a brief overview of the VLSI design flow.

Register balancing, Folding Nptel vlsi design 3: Symbolic Model Checking Lecture 6: Announcements will be made when the registration form is open for registrations. Course Layout Module 1: This course is unique in the sense that vksi nptel vlsi design give a comprehensive idea about the widely used optimization techniques and their impact the generated hardware.

UG final year and Vesign Pre-requisites: Optimization Techniques for Design for Testability Lecture 5: Optimization Techniques for Physical Synthesis Lecture 5: The outline of the course is as follows:

Author: admin